This paper introduces a novel staggered terminal layout for SiC MOSFET multi-chip power modules. The proposed layout reduces parasitic inductance by canceling inductance within the power loop and ...
You can create a release to package software, along with release notes and links to binary files, for other people to use. Learn more about releases in our docs.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback