Abstract: This paper presents a high speed parallel segmented capacitive DAC that is implemented in a 10-bit 150MSample/s successive approximation register (SAR) ADC. Compared to converters that use ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback